[libre-riscv-dev] uniform instruction format

Luke Kenneth Casson Leighton lkcl at lkcl.net
Mon Jun 17 02:52:43 BST 2019

On Sun, Jun 16, 2019 at 7:16 PM Luke Kenneth Casson Leighton
<lkcl at lkcl.net> wrote:
> oh, btw, jacob: twin-predication is *really* important to fit into the
> 48/64-bit format.  having 3 4 5 or 6 predication registers is

 damnit, twin-predication needs two VStarts - one for the first
register element offset, and one for the second.  that blows the
64-bit budget, making the 64 bit format internal only.


More information about the libre-riscv-dev mailing list