[libre-riscv-dev] [Bug 126] New: Make Div core conditional (enable signal)

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Mon Jul 29 21:20:23 BST 2019


            Bug ID: 126
           Summary: Make Div core conditional (enable signal)
           Product: Libre Shakti M-Class
           Version: unspecified
          Hardware: Other
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: ALU (including IEEE754 16/32/64-bit FPU)
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-riscv-dev at lists.libre-riscv.org
   NLnet milestone: ---

Div is generating spurious output based on input that always gets passed in.
This should be stopped as it makes debugging harder and also takes power.
One simple way is to increase the operation enum so that there is a zero (NOP).

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list