jacob, hi, do you think the 5-stage design you're working on could hit the same 800mhz target clock rate in 40 to 28nm? the reason i ask is, it would theoretically do double-duty as a DMA controller. l.