[Libre-soc-bugs] [Bug 982] Support PowerPC ABI in ISACaller

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=982

--- Comment #128 from Dmitry Selyutin <ghostmansd at gmail.com> ---
(In reply to Dmitry Selyutin from comment #123)
> SRR1 gets its bit 17 set, but I'm struggling to find this bit anywhere.

Seems it's caused by this line:

self.spr['SRR1'][trap_bit] = 1  # change *copy* of MSR in SRR1
trap_bit is PIb.TRAP, which is 46, which is (64 - 17 - 1).

-- 
You are receiving this mail because:
You are on the CC list for the bug.