[libre-riscv-dev] MultiCompUnit- ALU interaction. was: daily kan-ban update 30may2020

Luke Kenneth Casson Leighton lkcl at lkcl.net
Sat May 30 20:05:32 BST 2020

On Sat, May 30, 2020 at 7:06 PM Luke Kenneth Casson Leighton
<lkcl at lkcl.net> wrote:

> it will currently fail at the extsb unit test because the MCU expects *all* operands (non-optionally) to be requested from the regfile, and extsb does not have RB.

sorted.  a "source operand read mask" is now passed in to the
MultiCompUnit, telling it *not* to request specific register file
ports that are not actually required.

should now complete without error:
$ python3 fu/compunits/test/test_alu_compunit.py

next phase: the write-side.  again: just as read-ports should not be
requested which are not required, neither should write-ports.


More information about the libre-riscv-dev mailing list