[libre-riscv-dev] [Bug 348] New: POWER9 SPR pipeline needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun May 24 22:46:58 BST 2020


            Bug ID: 348
           Summary: POWER9 SPR pipeline needed
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: PC
                OS: Mac OS
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Source Code
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-riscv-dev at lists.libre-riscv.org
   NLnet milestone: ---

OP_MTSPR, OP_MFSPR operations to be added to an SPR pipeline.
with some of the SPRs being in a separate regfile (XER, LR, CTR, SRR1, SRR2)
this pipeline is slightly more involved than it seems.   it also requires
quite a lot of regfile ports.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list