[libre-riscv-dev] [Bug 314] Create POWER9 Condition Register pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun May 24 14:11:48 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=314

--- Comment #21 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
unit test is not testing reg output (MFCRF, ISEL)

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list