[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be zero

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat May 23 21:52:31 BST 2020


--- Comment #10 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
cesar i created a common function for both zero a and imm b muxing.  should be
functionally the same.

note that the Mux will automatically have its inputs extended with zero padding
to the max operand width.

so i replaced Const 0 with just 0

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list