[libre-riscv-dev] [Bug 324] create POWER9 DIV pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri May 22 22:03:14 BST 2020


--- Comment #3 from Jacob Lifshay <programmerjake at gmail.com> ---
after looking through the spec some, it turns out that div and rem don't
actually trap on division by zero, so that makes them much easier to implement.
The numerical results are undefined on division-by-zero/overflow, so I will
need to run some tests on a Power processor to see which results we should
produce, hopefully they are the same as for RISC-V.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list