[libre-riscv-dev] [Bug 339] create POWER9 ROTATE pipeline
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Fri May 22 18:41:11 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=339
--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
examining the shift operations, they generate CR0, and optionally the
Arithmetic ones will set CA and also read carry in.
do the Arith Shift also set the overflow flag?
microwatt does not have OV set, which tends to suggest that we can drop XER.SO
from the output regspec for this pipeline.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list