[libre-riscv-dev] [Bug 333] investigate why CR pipeline code took 100% CPU and locked up generating ILANG
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Wed May 20 19:37:56 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=333
--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Michael Nolan from comment #1)
> I think what happens is nmigen generates something really big for
> arr[index]. Since that gets used to index lut, and then gets assigned to
> cr_out_arr[idx], it generates a gigantic expression. By assigning the
> temporary expressions to signals, this doesn't happen. Just a guess
that's twice we've encountered problems related to pmux (Array-indexing).
the other one being PriorityEncoder.
ah hang on. i think i know. if the result of the lut is assigned to
a temporary signal *before* going in as the assignment...
yeah.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list