[libre-riscv-dev] [Bug 305] Create Pipelined ALU similar to alu_hier.py

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon May 11 19:23:29 BST 2020


--- Comment #44 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
see this (yes it's LD/ST not an ALU)

you see how Op2 (RB) is selected through a mux, based on the Imm/Opcode?
the ALU (the weird "boat" symbol) doesn't get to make the decision, it
gets "told".

however if you follow the "imm_ok" wire from the Imm/Opcode latch, you'll
see it PREVENTS REQ_RD2 from even being activated, when "imm_ok" is true.

this is the primary purpose (role) of the Computation Units: make requests
for Register File Ports *that are needed*.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list