[libre-riscv-dev] [Bug 305] Create Pipelined ALU similar to alu_hier.py

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri May 8 16:28:42 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=305

--- Comment #2 from Michael Nolan <mtnolan2640 at gmail.com> ---
>From email:

I noticed alu_hier was nicely broken up into different function units (adder,
branch unit, multiplier, etc.). Is there a nice way you know of to do that with
the nmutil pipeline stages? Like a way to merge stage 1 of the adder pipe with
stage one of the branch pipe to get the stage 1 of the alu?

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list