[libre-riscv-dev] daily status update 05may2020

[Tobias Platen]

Today I was mostly reading documentation for the add[o][.], subf[o][.], adde*, subfe*, addze*, neg*, mullw*, divw* instructions that I will implement tomorrow in the simulator.

On Tue, 5 May 2020 11:47:32 +0100
Luke Kenneth Casson Leighton <lkcl at lkcl.net> wrote:

> i'm going to start doing daily status updates on the list,
> "kanban-style".  it would be good if everyone else did as well, as we
> can keep in touch and see what's going on.
> 
> yesterday i got the preliminary / testing L0CacheBuffer up and
> running: the important bit being the PortInterface class which
> connects to the LD/ST Computational Units.
> 
> today i'll be working on the redesigned LD/ST Computational Unit which
> has 3R-2W (indexed and update) capability.
> https://libre-soc.org/3d_gpu/ld_st_comp_unit.jpg
> 
> the L0CacheBuffer is on the critical path even for testing of the
> LDSTCompUnit, because there are several LDSTCompUnits, all connecting
> to the (one) L0CacheBuffer.
> 
> that's it.  what is everyone else doing?
> 
> l.
> 
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev at lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev


-- 
Tobias Platen <libre-soc[at]platen-software[dot]de>