[libre-riscv-dev] [Bug 296] idea: cyclic buffer between FUs and register file

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri May 1 04:02:55 BST 2020


Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
                 CC|                            |programmerjake at gmail.com

--- Comment #2 from Jacob Lifshay <programmerjake at gmail.com> ---
Seems like a good idea, however out-of-order (and in-order) processors depend
on single-cycle forwarding between the results of one operation and the input
of the next for most of their performance, the forwarding network would need to
keep that property (haven't fully thought through if this idea keeps that

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list