[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Thu Mar 26 11:10:39 GMT 2020


--- Comment #116 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i've also added pygdbmi to the dependencies in setup.py and added a way
to get hold of and compile up powerpc64 gdb.  michael (and anyone else)
could you take a look?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list