[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Wed Mar 25 17:17:09 GMT 2020


--- Comment #104 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
just taking a closer look at python-libvirt, and trying to find the examples i
saw which turn qemu params into xml files

also this:

canCreateVM - is able to run virsh, which will get a coredump
(including regfile as well as memory).

see earlier comments, yes do drop the qemu example into a subfolder.

be with you in a sec, just investigating.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list