[libre-riscv-dev] [Bug 257] Implement demo Load/Store queueing algorithm

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sun Mar 22 11:37:52 GMT 2020


--- Comment #14 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

putting together a basic LD/ST address-splitter.  however it includes
signalling which will connect directly to CompLDST.

basically, the address+len expands to a bit-mask, that could be mis-aligned,
so the "normal" half is sent truncated on a cache-line-boundary and the "top"
half is split into a *second* LD/ST.

what that means is that the LDSTCompUnit now needs to wait for *TWO* LD/STs
to complete.

therefore, we need valid/data signalling for *two* LD/STs and, on successful
completion of *both*, the data needs "re-assembly" based on the *two* masks

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list