[libre-riscv-dev] [Bug 257] Implement demo Load/Store queueing algorithm

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Fri Mar 20 19:07:41 GMT 2020


--- Comment #6 from Jacob Lifshay <programmerjake at gmail.com> ---
Was assuming that the L1 cache has a single cache-line-sized R or W port,
though having 2 ports makes it even better.

Remember that we probably want another cache-line-sized port for communication
with the L2 and the rest of the SoC.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list