[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

[Immanuel, Yehowshua U]

> howevrr i dont know what "downto" means in vhdl.

VHDL: 8 downto 0
Verilog: 8:0

VHDL is really weird...