[libre-riscv-dev] [Bug 217] create a "ring" system which allows pad locations to be specified conveniently
bugzilla-daemon at libre-riscv.org
bugzilla-daemon at libre-riscv.org
Tue Mar 17 14:19:54 GMT 2020
http://bugs.libre-riscv.org/show_bug.cgi?id=217
--- Comment #23 from Jock Tanner <tanner.of.kha at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #22)
> arse. oh wait - don't run "make lvx". i just tried that, and yes i got
> an error.
>
>
> do this:
>
> make clean
> make vst <---- makes the VHDL
> cgt --script=doAlu16
This way I get another error:
> [ERROR] An exception occured while loading the Python script module:
> "doAlu16"
> You should check for simple python errors in this module.
> Python stack trace:
> #0 in placeAndRoute() at doAlu16.py:46
> #1 in add() at doAlu16.py:193
> #2 in ScriptMain() at doAlu16.py:437
> #3 in runScript() at .../coriolis-2.x/Linux.x86_64/Release.Shared/install/bin/cgt:83
> Error was:
> [BUG] Unmanaged Configuration [16843009] = [1+1+0+1,1+0] <id:1493 Net "a(12)" e-- LOGICAL i--- (IN)> in <id:2921 Anabatic::GCell <Box 250l 350l 300l 400l> ----------M---,--A- 9>
> The global routing seems to be defective.
> Trying to continue anyway...
And the picture in cgt looks really funny, more like child's drawing. And it's
called 'add', not 'alu16.
Maybe that's all because our toolchain's versions are out of sync?
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list