[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility

Adam Van Ymeren adam at vany.ca
Sun Mar 15 22:23:46 GMT 2020

On 2020-03-15 6:10 p.m., Jacob Lifshay wrote:
> On Sun, Mar 15, 2020, 15:04 Staf Verhaegen <staf at fibraservi.eu> wrote:
>> If you consider implementing x86 instruction set you also need to
>> consider the risk of patent lawsuits being filed at you...
> that's true, but if you only implement the parts where all the patents have
> expired, then they'll have a hard time suing you for patent infringement.

Technically they'll have an easy time suing you.  Its easy to sue anyone
for anything.  They may have a hard time winning however.

> Jacob
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev at lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

More information about the libre-riscv-dev mailing list