[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility

[Immanuel, Yehowshua U]

> massively - and provided us with a way to test it, so that when it
> comes to implementing it in hardware, the *hardware* can be verified
> immediately.

So it sounds like the only benefit of RISCV was the RISCV spike emulator which allowed us to test our SimpleV proposal.

I’m still not clear how keeping RISCV compatibility helps us?

It seems to me like excuses to keep RISCV around than an actual need to continue with it.

Yehowshua