that's factually incorrect / misleading. nmigen does not output verilog *at all*. it *only* outputs yosys ILANG. anything that yosys does is the responsibility of *yosys*, and that includes "outputting verilog” That’s correct - I mean that nMigen ultimately gets translated to valid Verilog.