[libre-riscv-dev] libresoc memory architecture
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Wed Jun 24 16:47:04 BST 2020
michael, using the actual Minerva LoadStoreInterface and ignoring the
wishbone record is just fine:
https://git.libre-soc.org/?p=soc.git;a=commitdiff;h=35b3bb92eb295af0d11ea04997ba2ff1d6d84b53
otherwise when it comes to matching - connecting - it becomes slightly
problematic, given
that there's duplicate classes with completely different signal names.
one thing
we should do at some point however is convert LoadStoreInterface to be
a RecordObject
(and one that uses DIR_IN/OUT through a Layout)
that way it will gain a single "eq" function (more to the point work
with "Record.connect"
rather than having to involve multiple tedious eqs, connecting-up manually).
l.
More information about the libre-riscv-dev
mailing list