[libre-riscv-dev] [Bug 377] possible bug in Simulator Mem ld/st function

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=377

--- Comment #3 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i think i got it.

nmigen memory write port, if you specify a granularity argument to cut the SRAM
into bytes, writes those bytes in *big* endian order.

however if you read the same interface with a single read-enable line, the
answer comes back in *little* endian order.

*face-palm*

i am however much preferring thinking in LE terms when it comes to memory
layouts and byte addressing.

-- 
You are receiving this mail because:
You are on the CC list for the bug.