[libre-riscv-dev] Fall 2022 Interfaces
yimmanuel3 at gatech.edu
Fri Jun 12 03:59:15 BST 2020
Was talking with Pine64 and Raptor about Fall2022 interfaces which I’m trying to finalize.
We can do everything including HDMI, ethernet, DDR4(via OpenCAPI OMI), and PCIE with SERDES lanes.
We need 10rx and 14tx SERDES.
4rx and 4tx for the OMI will need to run at 25GHz for DDR4 over OMI.
@Luke, is this possible for 45nm? Seems like it should be fine.
What type of expenses are we talking about for having Symbiotic EDA design the SERDES?
We’re going to need at least four different clock speeds - we will have to think about how to do this PLL wise - and down clock where possible.
More information about the libre-riscv-dev