[libre-riscv-dev] wishbone does not have byte-enable (but it does have user-tags)
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Tue Jun 9 18:10:30 BST 2020
one of the things that i have assumed is possible to do in wishbone is
to have a bank of byte-enable lines for the memory read/write
requests. am i correct in thinking that this is what "sel" (as an
array) is for?
also i've noticed that there is the concept of user and cycle "tags"
which can be optionally added. this would give us a way to do
cache-line tagging and many other things.
More information about the libre-riscv-dev