[libre-riscv-dev] [Bug 274] Investigate how BSV performs Formal Verification and what can be Applied to FPUs

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Jun 7 00:19:37 BST 2020


--- Comment #2 from Yehowshua <yimmanuel3 at gatech.edu> ---
The bsc source for generating a floating point adder is here:

I'm not sure if it is formally verified.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list