[libre-riscv-dev] [Bug 353] formal proof of soc.regfile classes RegFile and RegFileArray needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Jun 1 19:35:38 BST 2020


--- Comment #37 from Michael Nolan <mtnolan2640 at gmail.com> ---
Aha, I knew something was fishy. The inputs should have been AnySeq not
AnyConst. Because it's a sequential circuit, they should be able to change on
any cycle (to be able to read or write and such)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list