[libre-riscv-dev] Why The Dual ISA

[Luke Kenneth Casson Leighton]

On Monday, January 20, 2020, Immanuel, Yehowshua U <yimmanuel3 at gatech.edu>
wrote:

> > ensuring that you can mix and match variable-length pipelines *and*
>
> What’s a variable length pipeline?


a pipeline where there are registers on every other stage which have
"bypass" combinatorial latches.

the length of the pipeline can therefore literally be doubled on demand
(and can therefore be run twice as fast)

Do you have any reference papers?


sigh someone on comp.arch knew one, IBM sonewhere in the 90s apparently.


>
> Yehowshua
>
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev at lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
>


-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68