[libre-riscv-dev] [Bug 178] first coriolis2 tutorial, workflow and "test project" page

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=178

--- Comment #76 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Staf Verhaegen from comment #75)
> I think the problem is that nmigen assumes you will flatten and optimize the
> design in yosys. This optimization after flattening should normally take
> care of constant propagation.

ah yes that makes sense, it explains a lot, particularly that on flatten it
worked great.

unfortunately as we will be looking at around maybe 30 mm^2 last time we
calculated it, if you remember? if we have appx 25000 gates per mm^2 in 180nm
we are at around 500,000 gates.

we simply cannot do a design that large with full flattening.

hence the multi stage approach.

-- 
You are receiving this mail because:
You are on the CC list for the bug.