[libre-riscv-dev] [Bug 178] first coriolis2 tutorial, workflow and "test project" page

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=178

--- Comment #55 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jean-Paul.Chaput from comment #54)
> I've commited a last modification in alliance-check-toolkit to check if the
> ".il" is directly generated by nmigen or if it on stdout.

ahh... ok, so the python3 xxx generate -t il only works if the program
is using nmigen.cli.main.  it's typically only used for "examples".

nmigen.cli.main does *not* have the option to make anything "special",
including
not allowing it to set the top module to anything other than "top".

however i think it's a good idea what you did.  it will work in both
cases.

> In test_part_add, two ".il" are generated, which one is the good one?

one is used in one Makefile, the other in another.  it was a quick hack.

> (anyway, both of them are lvx ok).

excellent.

that just leaves part_sig_add.py which has a number of places where constants
(1, 0) are connected in large numbers of places.

these are where the warnings in Comment #50 are coming in: they're being
connected to VDD and VSS (correctly), however you can see the netlist
comparator is later getting very confused.

-- 
You are receiving this mail because:
You are on the CC list for the bug.