[libre-riscv-dev] [Bug 174] NLNet 2019 Formal Standards proposal 2019-10-046

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sat Feb 8 15:23:37 GMT 2020


--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
TODO on here:

* actual development of standards, these have been partially informally
  written up and are tagged (ikiwiki) here: https://libre-riscv.org/standards/
* all of the above need to be adopted (sigh) to PowerISA
* a software simulator needs to be rewritten (probably http://www.m5sim.org)
* communication with the relevant OpenPower Foundation members needs to be
  established and our existence and status as a peer contributor "asserted"
  (if you know what i mean)
* formal write-up of the (informal) standards needed, followed by presentation
  (and walking through "acceptance" process) with OpenPower Foundation
* creating a suitable "Formal Correctness Proof" of the augmentations to
  the standard(s), which is marginally complicated by the fact that IBM /
  Freescale / NXP as part of the OpenPower Foundation don't *have* a process
  in place for this... yet.  they know they need one.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list