[libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sat Apr 4 09:15:12 BST 2020


--- Comment #11 from whitequark at whitequark.org ---
> i presume that given that yosys already has $sr, only nmigen will need  augmenting to produce $sr?

There's no augmenting necessary. I gave you the code above (the
`Instance("$sr"...)` that causes nMigen to emit a Yosys `$sr` cell.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list