[libre-riscv-dev] [Bug 272] functions needed in POWER simulator which match 3.0B spec

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Wed Apr 1 19:40:43 BST 2020


--- Comment #13 from Michael Nolan <mtnolan2640 at gmail.com> ---
I've got something in decoder/selectable_int.py. It uses Power's bit ordering
so it should be good for the compiler but something to be aware of if it's used
anywhere else.

I'm not sure what to do about left shift and right shift. Should SelectableInt
(0x10, bits=8) << 4 equal SelectableInt(0x100, bits=12) or SelectableInt(0x00,

It's also unsigned only, I'm not sure how much that matters right now

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list