[libre-riscv-dev] power pc

Jacob Lifshay programmerjake at gmail.com
Wed Oct 30 00:21:11 GMT 2019

On Tue, Oct 29, 2019, 16:10 Luke Kenneth Casson Leighton <lkcl at lkcl.net>

> On Wednesday, October 30, 2019, Jacob Lifshay <programmerjake at gmail.com>
> wrote:
> >
> > this is similar to how a x86_64 kernel can run ia32 programs.
> >
> > this isn't intended to allow intra-program RISC-V/Power interoperability
> as
> > much as to allow running RISC-V programs without a software emulator.
> Ok yes I get it.
> Ok that would work well.  RV would not even know.
> The only thing that would be odd is kernel syscalls. Those would be
> PowerISA yet userspace would be RV.
> yes I see what you're getting at. unfortunately the linux kernel team
> pulled the plug on x32 last year (appx).

umm, x32 is totally different (32-bit programs using the 64-bit isa).
32-bit programs using the 32-bit isa on a 64-bit kernel is still supported
and will be for a long time (partially due to Wine and lots of windows
programs *still* being 32-bit).

> It may be better to have hypervisor support from Power, then create a
> dedicated project (with NLNet funding) to support a crossover (a la x32)


More information about the libre-riscv-dev mailing list