[libre-riscv-dev] nmigen uninitialized bits proposal

Jacob Lifshay programmerjake at gmail.com
Wed Nov 20 16:29:47 GMT 2019

Luke asked me to mention that there's been a lot of changes in nmigen one
of which is that nmigen is working on getting support for uninitialized
memory, which is needed for asics and some fpgas.

My proposal for bit-level uninitialized value tracking:

See also later comments about the benefits/drawbacks of exact compatibility
with Verilog X-propagation.

Jacob Lifshay

More information about the libre-riscv-dev mailing list