I've recently added working preprocessor to the parser, so that broken system verilog code appears as docstrings in the python output. Next I plan to convert the load store unit. However if the power ISA is implemented this will lead to a different type of MMU. For example the power9 has a radix MMU. Tobias