[libre-riscv-dev] chinese sponsor, looking to design an ECP5-based dev board

Luke Kenneth Casson Leighton lkcl at lkcl.net
Tue May 7 03:28:59 BST 2019


On Tue, May 7, 2019 at 3:24 AM Jacob Lifshay <programmerjake at gmail.com> wrote:

> I'd recommend not having the memory bus attached to whatever I/O
> solution you have, since the extra wire would probably mess up the
> signalling. I'm sure whoever's designing it can figure that out
> though.

 yehyeh, it messes with the impedance.  above 100mhz is where things
start to go sideways, with signal-bounce.  we should just about be
able to do RGB/TTL 75mhz over a DIL header without too much "snow" on
the screen.

l.



More information about the libre-riscv-dev mailing list