On Fri, Mar 22, 2019 at 1:46 AM Jacob Lifshay <programmerjake at gmail.com> wrote: > implemented rc4, but I'm getting a test failure, will debug in the morning > nmigen appears to not support simulation of memory with multiple write ports: https://github.com/m-labs/nmigen/issues/47 no wonder my rc4 implementation was failing.