[libre-riscv-dev] [Bug 99] IEEE754 *pipelined* FPDIV unit needed

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Fri Jun 28 06:48:30 BST 2019


--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

src/ieee754/fpdiv/divstages.py done
test_fpdiv_pipe.py done
pipeline.py done

all cookie-cut.

div0.py is an "example" class, again cookie-cut.  FPDIVStage0Data
is where the incoming data (from pre-normalisation) gets turned
into "first stage stuff that contains intermediary results
such as Q and R".

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list