[libre-riscv-dev] SV VLIW format

Luke Kenneth Casson Leighton lkcl at lkcl.net
Wed Jun 19 19:23:56 BST 2019

Added an 8 bit RegSpec and PredicateSpec format that is based on SVPrefix,
means that a lot more registers can be vectorised and predicated in a lot
less space.

Tempted to increase the number of instruction bits so that the calculation
is e.g. 112 plus 16 times 0bNNN

That would give 32 more bits to play with.

Also the actual implementation has to be thought through? What about the
PC? Can you branch or call a function? What about traps?


crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68

More information about the libre-riscv-dev mailing list