[libre-riscv-dev] [Bug 126] Make Div core conditional (enable signal)
bugzilla-daemon at libre-riscv.org
bugzilla-daemon at libre-riscv.org
Tue Jul 30 01:36:25 BST 2019
http://bugs.libre-riscv.org/show_bug.cgi?id=126
--- Comment #6 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #3)
> (In reply to Luke Kenneth Casson
> stagechain just copies o_valid from the last stage -- simple.
StageChain is at the stage level, not the Data Handling API level.
StageChain has zero knowledge of o_valid (etc) because those are for *register*
handling, *not* combinatorial block handling.
There are two APIs.
1. Stage API. It handles combinatorial blocks ONLY.
2. Data Handling API. It handles o_valid etc and does pipeline registers ONLY.
The combination of those two is what gives the pipeline API. Aside from the
annoying muxid exception, they are entirely opaque to each other.
If we added o_valid etc to the *Stage* API, which are currently in the Data
*Handling* API and completely separated from and absolutely nothing to do with
the *Stage* API, it would be a massive redesign of the entire pipeline API,
breaking several fundamental design aspects.
Anyway. I think the idea of swapping SQRT with DIV would do the trick I was
looking for.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list