[libre-riscv-dev] [Bug 120] implement RISC-V FSGNJ instruction

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sun Jul 28 23:40:21 BST 2019


Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
                 CC|                            |programmerjake at gmail.com

--- Comment #1 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #0)
> FSGNJ is needed, 16/32/64-bit, all three versions: MV, ABS, NEG.

note that fsgnj* can do more than just mv, abs, and neg -- we need to make sure
that we implement more than just those pseudo-instructions

the implementation seems utterly trivial, just wires a not gate and an xor gate

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list