[libre-riscv-dev] div/mod algorithm written in python

[Luke Kenneth Casson Leighton]

On Friday, July 26, 2019, Luke Kenneth Casson Leighton <lkcl at lkcl.net>
wrote:

> fantastic.  btw fp16 sqrt and fsqrt can do the full coverage trick.



http://git.libre-riscv.org/?p=ieee754fpu.git;a=blob;f=src/ieee754/fpdiv/div2.py;h=f8d98f4eeed92277b90526a4b6eb5381d391aeef;hb=refs/heads/messy-div-pipe-works#l112

Yes. In fact the whole lot should be conditional, including in div core.

Without it, the stages will wiggle intermediary gates unnecessarily.

I'd like to try actually doing a "return m" to simplify the code and get
rid of one indent level.

I did originally think that out_do_z would go entirely and be replaced by
early out however for SIMD that might not be a good idea. It might work
(SIMD elements being able to early out then wait for others to catch up).

Have to see.

Suggestion for future, the moment the ide runs autopep8, do a commit
immediately.

L.


-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68