[libre-riscv-dev] Instruction sorta-prefixes for easier high-register access

Luke Kenneth Casson Leighton lkcl at lkcl.net
Sun Jan 27 16:28:20 GMT 2019


On Sunday, January 27, 2019, Jacob Lifshay <programmerjake at gmail.com> wrote:

>
> > The brownfield encoding space may end up being used for future
> extensions:
> > xBitManip being the most likely candidate.
> >
> From what I saw last time I looked at the public info, they ended up using
> some more of funct7 similar to how the M extension does rather than using
> something that is different between OP and OP-32
>
>
Good to know.


> >
> > So where are we. 12 bits.
> >
> > * 5 bits vlpr5
> > * 1 for rd (or 2? issue with 32bit ops)
> > * 1 for rs (or 2?)
> >
> you forgot rs2. some ops (shift, mulhsu, sub, div, mod, etc.) are not
> commutative, so it'd be nice to have both scalar<<vector and
> vector<<scalar.


Ngggh! This is almost impossible.  There is just too much. Seriously
considering 64 bit space instead.


-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68


More information about the libre-riscv-dev mailing list