[libre-riscv-dev] My plans for January 2020

[Tobias Platen]

I plan to continue working on the virtual memory subsystem of the 
libre-riscv SOC in January 2020.

The first step will be likely converting the existing modules from 
system verilog to nmigen.

Tobias