[libre-riscv-dev] [Bug 133] adaptable / collapsible pipelines

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sat Aug 17 09:47:08 BST 2019


http://bugs.libre-riscv.org/show_bug.cgi?id=133

--- Comment #3 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #2)

> let's just not make another NetBurst. :)

https://pcper.com/2011/08/yes-netburst-really-was-that-bad-cpu-architectures-tested/

"One way that Pentium Netburst kept high clock rates was by having a
ridiculously huge pipeline, 2-4x larger than the first generation of Core 2
parts which replaced it; unfortunately the Pentium 4 branch prediction was
terrible keeping the processor stuck needing to dump its pipeline perpetually."

hey it's good that like, y'know... we're doing this processor with so many
historical mistakes to learn from...

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list