[libre-riscv-dev] [Bug 132] SIMD-like nmigen signal for partitioning

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Wed Aug 14 22:17:13 BST 2019


--- Comment #12 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #11)

> > 
> > If the code is not doing single cycle results we cannot use it.
> yes we can, we just need to tell the pipeline API "this takes 3 stages
> instead of one, so insert extra registers on the control signals"

Which still does not take care of cancellation.

The multiplier code will now need to implement cancellation, which is a global
mask (not a register-propagated signal).

Have a look at MaskCancellable.

The predicate mask (which is register based) and the stop mask (which is global
per pipe) are opaque to the (combinatorial) Stage API.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list